

# **SPINTRONIC LOGIC**

**Amalio Fernández-Pacheco** 

Novel frontiers in Magnetism. 14<sup>th</sup> of February, Benasque

## **Computer memory architecture**





### **Can spintronic circuits do this?**



Scale-of-16 up/down counter



- 1. Device based on non-linear response characteristics
- 2. Dataflow between devices in a well-defined direction
- 3. Cross-over between circuit lines
- 4. Signal copy: fan-out
- 5. Sequential logic  $\rightarrow$  data storage
- 6. Need of a full set of logic gates:
  - a) INVERSION (NOT) & COMPARISON (AND/OR)
  - b) NAND & NOR

Better or at least similar performance than transistors:

Speed, miniaturisation, design simplicity, cost, power consumption





1. Coupled nanomagnets (nano-magnetic logic)

2. Domain-walls in nanowires

3. MRAM & CMOS





2. Domain-walls in nanowires

3. MRAM & CMOS



### **Dipolar interactions between nanomagnets**





## AF coupling & adiabatic switching





Adiabatic switching through a null state to minimise dissipation (field along HA):

- Lower E barriers (erase)
- Inputs are applied (write)
- Walls are raised adiabatically: GND state reached (read)

Same procedure as Quantum Cellular Automata

[Imre et al, Science 287, 1466 (2005) ; Niemier et al, J. Phys.: Condens. Matter 23 493202 (2011) ]



Μ

Н

### **Majority gate**



Input values defined by state produced in the central magnet

0

coupling

FM coupling

Central magnet surrounded by other 4:

- 3 inputs, driven by 3 CLK magnets
- 1 output: state determined by central magnet

Equal FM & AF coupling between magnets: Output determined by majority of inputs

25% of gates properly working

Design based on different arrangement for different inputs: new design needs to change input states independently: address inputs & outputs electrically

Logic state of input magnets	Logic state of central magnet	Logic state of output magnet
000	0	1
001	0	1
010	0	1
011	1	0
100	0	1
101	1	0
110	1	0
111	1	0



[Imre et al, Science 287, 1466 (2005)]



### Landauer limit

### Landauer limit theorem (1961):

Any logical irreversible manipulation of information: bit erasing/merging of two computational paths  $\rightarrow$  Energy consumption,  $E_{min} = k_B T \ln 2$  (=2.85 zJ = 17.8 meV)

- In Semiconductor electronics: much higher losses, due to resististors & charge leakage (V<sub>high</sub> ≠ V<sub>low</sub>)
- In NML should be much lower: two states degenerate
  E, reversal occurs via reversible uniform rotation of M





Computation of E consumed to erase bit  $(H_x \& H_y)$  for magnet with Ms = 800 emu/cm<sup>3</sup>, Ø=10 nm, t =2 nm, E<sub>k</sub> =  $10k_BT$  at RT. <E> = Landauer limit.

[Lambson et al, PRL 107, 010604 (2011)]



### **Directionality errors**





### 4-fold anisotropy



Configurational anisotropy: 4-fold anisotropy

Non-uniform magnetisation state creates higher order K

[Cowburn, J. Phys. D, Appl. Phys (2000)]





Correct propagation along 7 nanomagnets correct spacing and magnet dimensions

[Lambson et al, Appl. Phys. Lett. 100, 152406 (2012); Carlton et al, Nano Lett. 8, 4173 (2008)]



## STT programming & MR readout





- 1)  $H_{CLK}$  //HA: M along x
- 2) H<sub>CLK</sub> + I<sub>input</sub>: Program the input bit
- Neighbouring elements follow the input: data propagation & processing
- 4) Readout of individual magnet via TMR

[Lyle et al, J. Appl. Phys. Lett. 100, 012402 (2012)]



## **SHE clocking**



- Unpolarised I<sub>CLK</sub>: sets magnets in a metastable (IP) state via the SHE (in-plane torque created by current flowing through Ta)
- 2) Input sets the chain state deterministically

 $I_{CLK}$  instead of  $H_{CLK}$ : 10<sup>3</sup>-10<sup>4</sup> more E efficient

[Bhowmik et al, Nat. Nano. 9, 59 (2014)]



### **Problems: Cross-over**



CMOS: Two layers of metals: Relatively simple Dipolar nanomagnets: complicated

#### Solution 1: Alternative circuit design



Solution 2: Middle magnet with M in diagonal



Solution 3: Information transport along the OOP direction



[Niemier et al, J. Phys.: Condens. Matter 23 493202 (2011)]



## **Propagation of information in vertical direction**



[Fernandez-Pacheco et al, Phys. Rev. B 5, 266 (2012)]



### **3D shift register & logic operations**



 $\odot$  0=6



**STATES** 

н J Κ

0

0

0 0 00

0

0

0

EFGH

00 0 0 0 0 0 1

0 0 0 0

00 0 0 1 0

00

00

0

0 1 0 00

0 0 0 0 0 0

0 0 0



Periodic coupling & thickness: ratchet E profile for soliton propagation:

- Synchronous propagation of information with external field
- Logic operations based on solitons annihilation

Electronic functionality of tens of transistors within vertical length ~2 nm

> [Lavrijsen et al, Nature 493, 647 (2013); Nanotechnology in press (2014)]



L11-4

L10+t<sub>2</sub>

L9-t

L8-1,

L7-t.

L6-t<sub>2</sub>

L5-t.

L4-t<sub>2</sub>

L3-t<sub>1</sub>

## **Atomic spin logic**



STM used to form linear chains of atoms separated ~0.9 nm: AF RKKY interactions End atoms act as gates for the output atom Four couplings:  $J_{isl}$  (larger),  $J_l$ ,  $J_{\alpha}$ ,  $J_{\beta}$ 

- Inputs addressed using H<sub>ext</sub> (different coercivity)
- Transmission of information via RKKY interactions, from input to gates
- Output state determined by gates and couplings:
  - If  $J_1 > J_{\alpha} > J_{\beta}$  or  $J_1 > J_{\alpha} > J_{\beta}$ :
    - output only determined by dominant chain
  - If  $J_{\alpha} > J_{\beta} > J_{l}$ :

cross-talk between spin leads

- If 
$$J_1 > J_{\alpha} = J_{\beta}$$
: logic operations

	$\alpha$ , $\beta$ odd	α, β even
$\vec{B}_{\rm bias}$ $\uparrow \uparrow \vec{M}_{\rm tip}$	OR	NAND
$\vec{B}_{\rm bias}$ $\uparrow \downarrow \vec{M}_{\rm tip}$	AND	NOR

#### [Khajetoorians et al, Science 332, 1062 (2011)]





# 2. Domain-walls in nanowires

## 3. MRAM & CMOS



### Nanowires: conduits for domain walls



- STT motion: RACETRACK
- Asymmetric pinning site potentials

[Ono et al, Science 284, 468 (1999); Cowburn et al, JAP 91, 6949 (2002) ]



HH

TT

### **NOT** gate



JAP 95, 8264 (2004); Zhu et al, APL 87,



## **AND/OR gate**



In1	In2	Out
0	0	0
0	1	0/1
1	0	0/1
1	1	1



Depinning from the cross only when two DWs are present

PROBLEM: (0,1) & (1,0) are undefined  $\rightarrow$  OUT will have the previous value SOLUTION:

- Reinitialise system to "0" every cycle
- Offset in H<sub>x</sub>, favouring either 0-state (AND) or 1-state (OR)



[Faulkner et al. IEEE Trans. Mag. 39, 2860 (2003); Allwood et al, Science 309, 1688 (2005)]



## **CROSS-OVER & FAN-OUT gates**





## **Complex logic circuits**



**NOT + CROSS-OVER** 

### **MULTIPLE FAN-OUT (DW CLONING)**





Time (s)

0.3

04

### **4-ELEMENT NANOCIRCUIT**





### Circuit operation:

- Apply global field. Pads and corners act as nucleation areas
- Run external field, erasing unwanted DWs before normal operation
- Operation: external rotating H as power supply & CLK
- Readout using MOKE

[Allwood et el, JAP 101, 024308 (2007); Science 309, 1688 (2005); Hrcak et al, Phil. Trans. R. Soc. A 369 (2011)]



### **NOT-gate chain: bi-directional shift register**





Chain of "N" NOT-gates: shift register, with OUT after=N/2 periods

Strip line to generate DWs using local fields and MOKE/MR readout

Bi-directional flow of information!

[Allwood et al, Science 296, 2003 (2002); O'Brien et al, APL 95, 232502 (2009); Zeng et al, APL 96, 262510 (2010) ]



#### 2. Domain walls in nanowires

## **Multi-turn counter using NOT gates**



GMR & Wheatstone <sup>1</sup>/<sub>2</sub> bridge

#### GMR to control DW position:

- Wheatstone bridge to compensate for T changes
- GMR values depend on angle with reference layer
- 3 possible intermediate voltages U<sub>b</sub>

### Multi-turn counter based on binary/co-prime counting loops



- Place a specific amount of DWs into the circuit
- Apply rotating fields N times (unknown)
- From voltage values: determine N: high-N nonvolatile multi-counter



Siedle Group

http://www.novotechnik.de

#### Product:

Rotary Sensors, contactless





steering angle measurement applications.

The non-contacting multi turn sensor RSM2800 is well suited to be used in applications requiring to measure more than 360 degrees, for example in





## **Current-induced domain wall motion**

### Landau–Lifshitz–Gilbert–Slonczewski equation:





### **Racetrack memory**



Vertical racetrack memory proposed: not implemented ye due to difficulty to pattern vertical nanowires

[Parkin et al. Science 320, 190 (2008); IBM, IEDM (2011); Fernández-Pacheco et al, Sci. Rep. 3, 1492 (2013)]



### **Domain wall logic & racetracks**



- Always one DW in the device using exchange bias with edge electrodes
- Small pinning sites to avoid undesired DW motion
- CIDWM shifts DW to left/right of MTJ using I<sub>A</sub>+I<sub>B</sub>

### **OPERATION:**

- WRITE: Current applied to inputs I<sub>A</sub>, I<sub>B</sub>
- READ/ERASE: Voltage applied to CLK to measure TMR/motion of DW to initial position

### LOGIC GATE:

- NAND:  $I_A$ ,  $I_B < I_C$ , but  $I_A + I_B > I_c$  if both ON
- NOR:  $I_A$ ,  $I_B > I_C$
- AND/OR by reversing fixed layer of MTJ



Shift register formed by 3 NAND gates in series

### PERSPECTIVES:

- Speed: 1GHz maximum
- Energy: 100 times more efficient than CMOS (PMA)
- Scaling: 10 nm

[Curriban et al. IEEE Magn. Lett. 3, 3000104 (2012)]



### **Strain-controlled domain wall logic**



- DW injected using strip line
- Stress created by piezoelectric material on FM can trap a DW
- TMR value will be 1 or 0 if DW arrived or not



### **OPERATION:**

- Inject DW
- WRITE: Voltages to inputs B<sub>0</sub>, B<sub>1</sub> & magnetic field for DW motion are applied
- READ: Voltage applied to MTJ to measure TMR
- ERASE: reset magnetization of nanowire

### NOR GATE:

DW will get trapped if any of the two inputs is set to "1"

NAND if fixed & free layers of MTJ were initially paralel





2. Domain-walls in nanowires

3. MRAM & CMOS



### **MRAMs**



[Zhu, Materials Today 9, 36 (2006) Wang et al, SPIN 2, 1250009, (2012)]



## **MRAMs/CMOS** logic devices

Om

MNI

MNS





1% of conventional systems

[Matsunaga et al, APEX. 1, 091301, (2008); Prenat et al, ICCAD 978, 240 (2011)]



## CONCLUSIONS



**SPINTRONIC LOGIC:** Different alternatives to current CMOS-based technology

- Non-volatility
- Low power consumption
- Very competitive speeds
- Combination with storage devices: full electrical control via spin torques
- In spite of simple design, still far from beating transistors: lower power consumption + simple design (3D) are main advantages to exploit. In the meantime lots of fun physics!

af457@cam.ac.uk https://cambridge.academia.edu/amalio/







### **NOT & FAN-OUT gate**



[David Carlton, "Nanomagnetic logic", Thesis dissertation, University of Berkeley

[Niemier et al, J. Phys.: Condens. Matter 23 493202 (2011)]



### **AND/OR gate**



[Niemier et al, J. Phys.: Condens. Matter 23 493202 (2011)]



### Hard vs easy axis processes



Modelling thermal fluctuations:



Fig. 6. The graph shows the probability of finding at least one ordering error in the first n dot of a 100 - magnet long nanomagnet wire. The duration of the clocking was T.

[Csaba et al, DOI:10.1109/IWCE.2010.5677954]



### **FIB-irradiated perpendicular materials**



[Ju et al, IEEE Trans. Nano 11, 97 (2012); Kiermaier, J. Appl. Phys. 113, 17B902 (2013)]



### **Perpendicular materials**



PMA materials (Pt/Co, Co/Ni, Pt/CoFeB/MgO, Pt/Co/AlO<sub>x</sub>) have narrower DWs: higher storage density & lower J<sub>c</sub> for DW motion

### LOGIC WITH PMA MATERIALS



- Application of out-of-plane fields changes input state
- Output determined by stray field from both arms

[Kim et al. APEX 3, 083001 (2010); Chiba, et al. APEX 3, 073004 (2010); Franken et al, Nat. Nano 7, 499 (2012); Jaworowicz et al, Nanotechnology 20, 215401 (2009)]



## **All-spin logic proposal**



### All-Spin logic: transform S-signal into charge.

No H needed, all S-based

- Input storing information addressed using STT
- Spin current flows along a S-coherence channel: determines final state of output
- If  $V_{supply} > 0$ : Extracts majority spins  $\rightarrow$  output  $\perp$  input: NOT
  - < 0: Injects majority spins -> output // input: DATA COPY



### **AND/OR - NAND/NOR GATES**

MTJs incorporated for readout Two inputs+ reference determine output

